top of page

PUBLICATIONS

“The joy of discovery is certainly the liveliest that the mind of man can ever feel”

- Claude Bernard -

[1] Zeyad Aklah, Sen Ma, and David Andrews, “A Dynamic Overlay Supporting Just-In-Time Assembly to Construct Customized Hardware Accelerators “ in the 2nd International Workshop on Overlay Architectures for FPGAs , OLAF2016, Monterey, CA,USA, 2016.

 

[2] Sen Ma, Zeyad Aklah, and David Andrews,” Just-In-Time Assembly of Accelerators” in Proceedings of the 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA2016.

 

[3] Zeyad Aklah, David Andrews, "A Flexible Multilayer Perceptron Co-processor for FPGAs", in Proceedings of the 11th International Symposium, ARC 2015.

 

[4] Sen Ma, Zeyad Aklah, and David Andrews,” A Run-time Interpretation Approach for Creating Custom Accelerators” in Proceedings of the 25th Field Programmable Logic and Applications (FPL), 2015.

​

[5] Jakob Anders, Michal Mefeza,Christophe Bobda, Franck Yonga, Zeyad Aklah, Kevin Gunn, “A hardware /software prototyping system for driving assistance investigations” in Journal of Real-time Image Processing, 2013.​

The Science & 

Mathematics University

© 2023 by Scientist Personal. Proudly created with Wix.com

  • Facebook Clean Grey
  • Twitter Clean Grey
  • LinkedIn Clean Grey
bottom of page